近期，程心老师组论文"A New FPGA-Based Segmented Delay-Line DPWM with Compensation for Critical Path Delays" 被IEEE Transactions on Power Electronics录用，该期刊行业著名，影响因子为7.151，此举实现了实验室一区论文零的突破。